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Extensible quantum computing architectures require a large array of quantum devices operating with low
error rates. A quantum processor based on superconducting quantum bits can be scaled up by stacking mi-
crochips that each perform different computational functions. In this article, we experimentally demonstrate
a thermocompression bonding technology that utilizes indium films as a welding agent to attach pairs of
lithographically-patterned chips. We perform chip-to-chip indium bonding in vacuum at 190 ◦C with indium
film thicknesses of 150 nm. We characterize the dc and microwave performance of bonded devices at room
and cryogenic temperatures. At 10 mK, we find a dc bond resistance of 515 nΩ mm−2. Additionally, we show
minimal microwave reflections and good transmission up to 6.8 GHz in a tunnel-capped, bonded device as
compared to a similar uncapped device. As a proof of concept, we fabricate and measure a set of tunnel-
capped superconducting resonators, demonstrating that our bonding technology can be used in quantum
computing applications.
PACS numbers: 03.67.-a, 03.67.Lx, 07.50.Ek, 85.40.Ls, 84.40.Lj
The field of quantum computing1 is experiencing ma-
jor growth thanks to the development of architectures
with ten or more quantum bits (qubits).2,3 The biggest
challenge in the realization of a universal quantum com-
puter is the implementation of extensible architectures
where qubit operations can be performed with low error
rates.4 Among many promising qubit architectures,5–8
those based on superconducting quantum circuits9 are
rapidly reaching a level of maturity sufficient to demon-
strate supremacy of a digital quantum computer over
the state-of-the-art classical supercomputer.10 Elements
of quantum-error correcting codes11,12 have already been
demonstrated in a variety of experiments using supercon-
ducting qubits3,13,14 and a quantum memory has been
realized with quantum states of microwave fields.15
In order to build an extensible quantum computer,
however, many technological advances must first be
demonstrated. Among these, three-dimensional integra-
tion and packaging of superconducting quantum circuits
is emerging as a critical area of study for the realization of
larger and denser qubit architectures. This approach al-
lows the departure from the two-dimensional confinement
of a single microchip to a richer configuration where mul-
tiple chips are overlaid. Three-dimensional integration,
thus, provides a flexible platform for more advanced clas-
sical manipulation of qubits and qubit protection from
a)Present address: Tufts University, Department of Physics and
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the environment. In this framework, an architecture
based on multilayer microwave integrated quantum cir-
cuits has been proposed16 and some of its basic elements
realized, showing that high-quality micromachined cav-
ities17 can be used to implement three-dimensional su-
perconducting qubits.18 Leveraging the extensive body of
work developed in the context of classical integrated cir-
cuits, flip chip technology has been adopted to bond pairs
of microchips containing superconducting circuits.19–21
Microfabricated air bridges have been utilized to reduce
on-chip electromagnetic interference.22 High-frequency
through-silicon vias23 and a quantum socket based on
three-dimensional wires4 have been developed to attain
dense connectivity on a two-dimensional array of qubits.
In this article, we demonstrate the experimental im-
plementation of a two-layer integrated superconducting
circuit where two microchips are attached by means of
thermocompression bonding in vacuum. The structures
on the surface of the bottom chip (or base chip) and on
the underside of the top chip (or cap) are fabricated using
standard photolithography techniques. Instead of a dis-
crete set of indium bump bonds, a continuous thin film
of molten indium serves as bonding medium between the
chips. We perform a detailed electrical characterization
of a variety of bonded devices from room temperature
to 10 mK at both dc and microwave frequencies, show-
ing that the bonding technology can be used in quantum
computing applications.
Figure 1 (a) illustrates the geometric characteristics of
a capped device. The base chip consists of an intrinsic
silicon substrate of thickness 500µm coated by an alu-
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FIG. 1. Capped device formed using thermocompression
bonding. (a) Cutaway of a capped device, exposing aluminum
[green (dark gray)] and indium [sky blue (light gray)] films.
The CPW transmission line features a center conductor of
width S = 12µm and gaps of width W = 6µm. The tun-
nel height is H = 20µm, with width T = 175µm. Through
holes in the cap allow electrical connection to the base chip by
means of three-dimensional wires. (b) Macrophotograph of a
capped device. Inset: Microimage of a through hole showing
a conductor trace aligned with a tunnel. (c) Cross-section of
a capped device showing six tunnels (dark gray rectangles).
(d) Detail of a tunnel in (c).
minum film with 150 nm thickness followed by an indium
film of equal thickness. These films are sputtered in situ
in an ATC-Orion 5 sputter system from AJA Interna-
tional, Inc. The coplanar waveguide (CPW) transmis-
sion line visible in Fig. 1 (a) and other on-chip structures
are defined by optical lithography followed by a wet-etch
in Transene A aluminum etchant.1
The cap consists of a 350 µm thick silicon wafer with
tunnels trenched by isotropic reactive-ion etching (RIE)
and through holes formed using a deep RIE process. Af-
ter etching, the cap underside is metallized with the same
aluminum-indium process as the base chip.
The bonding procedure is realized in a custom-made
vacuum chamber with the aid of an aligning and com-
pressing fixture (see details in the supplementary mate-
rial). The base chip and cap are aligned with a horizon-
tal accuracy of less than 10 µm, significantly smaller than
the device’s maximum allowed tolerances. The chips are
subsequently compressed by applying vertical pressure
with the fixture lid. At a system pressure of approxi-
mately 10−2 mbar, the chamber is placed for 100 min on
a hot plate at 190 ◦C, above the indium melting temper-
ature (∼157 ◦C). Heating in vacuum prevents the for-
mation of thick indium oxide26 and results in a strong
mechanical bond without chemical or physical cleaning
of the indium films prior to bonding. In fact, we found
that bonded samples can withstand several minutes of
high-power sonication and multiple cooling cycles to 77 K
and 10 mK. Images of a bonded device are shown in
Figs. 1 (b), 1(c), and 1(d).
The dc electrical behavior of a bonded device is charac-
terized using the base chip and cap layouts shown in the
inset of Fig. 2.3 By applying a dc current through ports 1
and 4 and measuring the voltage across ports 2 and 3,
we find a room temperature dc resistance R ' 2.785 Ω.
This resistance is due to the room temperature resistance
of the aluminum-indium films on both the base chip and
cap as well as the bond resistance between the two chips.
We realize detailed numerical simulations of the device
under test (DUT) by means of ANSYS Q3D Extractor28
and find a theoretical R ' 1.323 Ω. The discrepancy be-
tween the measured and simulated resistance is likely due
to the bond resistance (not included in the Q3D model),
bond inhomogeneity, or both; possible contributors to
these effects are the presence of native indium oxide be-
fore bonding, inter-diffusion of aluminum and indium, or
a tilt between base chip and cap.
Bond inhomogeneity can be understood by modeling
the five metallic layers of a bonded device – aluminum,
indium, bond region, indium, and aluminum – as a large
set of flux tubes directed from the base chip to the cap.
At room temperature, each tube has a resistance Rtube;
the total resistance R is approximately the parallel re-
sistance of all flux tubes. Flux tubes in an unbonded
region are open circuits with resistance Rtube ∼ ∞ and
cause R to increase. Following this model, the ratio be-
tween measured and simulated resistance indicates that
approximately 50 % of the DUT is bonded. This result is
verified by breaking apart bonded devices and inspecting
optically the surfaces of the bond region (see supplemen-
tary material).
Figure 2 (a) shows a four-point measurement of R as a
function of temperature T for the bonded device shown
in the inset. Below the superconducting transition tem-
perature of aluminum, T ' 1.2 K, R is approximately
the bond resistance. The data points in the figure are
obtained by measuring the device’s current-voltage (I-V)
characteristic curves at various temperatures and fitting
their slope. Figure 2 (b) shows the I-V curve measured
at T ' 10 mK. We find a critical current intensity for
the aluminum-indium films, Ic ' 7 mA. An ensemble of
measurements well below Ic is reported in the inset of
Fig. 2 (b). From the least-squares best fit, we obtain a
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FIG. 2. Bond characterization at dc. (a) Resistance R as a function of temperature T for the capped device depicted in the
inset. Inset: Base chip with two aluminum-indium islands separated by a dielectric gap. The fully metallized cap includes a
tunnel which, when the chips are bonded, spans the gap on the base chip. (b) I-V characteristic curve at T ' 10 mK for the
capped device in (a). Inset: Data and fit [magenta (middle gray)] below Ic.
bond resistance R ' 50∓2 µΩ, which is less than approx-
imately 515 nΩ mm−2 assuming a 50 % bond area. This
resistance is likely due to the native indium oxide film
initially present on the chips, preventing the bond region
from becoming superconductive at low temperatures.
Figure 3 displays the microwave characterization of
three capped and uncapped devices with layouts shown
in the insets. The measurements are realized by means
of a vector network analyzer (VNA) from Keysight Tech-
nologies Inc., model PNA-X N5242A; details on the mea-
surement setups can be found in Be´janin et al.4
The measurements in Fig. 3 (a) demonstrate that the
bonding process and the addition of the cap – including
the tunnel mouth – do not noticeably increase reflections,
which are instead dominated by the three-dimensional
wires.4
Figure 3 (b) shows a measurement of the isolation co-
efficient between two adjacent transmission lines (see in-
set). At microwave frequencies a signal injected at port 1
or 2 can leak to ports 3 and 4, generating signal crosstalk.
Due to the three-dimensional wires, signal crosstalk for
the uncapped device is already very low.4 The cap further
reduces crosstalk by more than 10 dB across the entire
measurement bandwidth. These results may have impor-
tant implications to quantum computing, where crosstalk
has been identified as a major source of error.29
Reflection and isolation measurements are performed
at room temperature in order to maintain the DUT refer-
ence planes as close as possible to the VNA ports. How-
ever, the line shown in the inset of Fig. 3 (c) is charac-
terized by a room-temperature loss sufficiently large to
mask any abnormalities in transmission measurements
at microwave frequencies. We therefore measure this line
at ∼10 mK, where both the indium and aluminum films
are in the superconducting state.
Figure 3 (c) shows clean transmission for both un-
capped and capped devices up to f ' 6.8 GHz. At higher
frequencies, we observe a series of pronounced resonances
in the transmission coefficient of the capped device. The
simulations in Fig. S3 of the supplementary material and
the results in Fig. 3 (a) indicate that these resonances are
not due to the presence of the tunnel. We believe they
are caused by bond inhomogeneity, shown in Fig. S2 of
the supplementary material, resulting in unwanted res-
onances similar to the slotline modes observed by Wen-
ner et al.30
As a proof of concept for quantum computing applica-
tions, we fabricate and measure a set of capped supercon-
ducting CPW resonators. The device layout is sketched
in the inset of Fig. 3 (b), which shows nine λ/4-wave
resonators coupled to line 1− 2 in a multiplexed design.4
The resonators are characterized by measuring their
internal quality factor at ∼10 mK and for a mean photon
occupation number 〈nph〉 ' 1, similar to the excitation
power used in quantum computing operations. The main
resonator parameters are reported in Table I.31 The mea-
sured data and fits for the second pair of resonators in
Table I are shown in Fig. S4 of the supplementary mate-
rial. Note that the resonance frequency of an uncapped
resonator shifts with the addition of the cap.
In the supplementary material, we determine that the
internal quality factor of a capped resonator is approx-
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FIG. 3. Characterization at microwave frequencies of the uncapped and capped CPW transmission lines shown in insets; black
lines refer to structures on the base chip and light green (light gray) shades indicate metallized tunnels and through holes in
the cap. Data for uncapped devices is plotted in light green (light gray) and for capped devices in dark blue (dark gray). (a)
Magnitude of the room temperature reflection coefficient at port 1, |S11|, as a function of frequency f . (b) Magnitude of the
room temperature isolation coefficient between ports 1 and 4, |S14|, vs. f . (c) Magnitude of the transmission coefficient |S21|
measured at 10 mK.
imately 1 % larger than that of an uncapped resonator
due to the vacuum participation. However, this effect is
significantly smaller than the quality factor fluctuations
over time32 and, thus, it cannot be resolved in our mea-
surements. In fact, accounting for time fluctuations, the
quality factors for capped and uncapped resonators in
Table I are approximately equal.
In conclusion, we have developed and characterized a
hot thermocompression bonding technology in vacuum
using indium thin films as bonding agent. Our results
show that this technology can be readily used to im-
plement an integrated multilayer architecture, combining
the fabrication advantages of two-dimensional supercon-
ducting qubits9 and the long coherence of micromachined
three-dimensional cavities.17 This bonding technology is
compatible with the quantum socket design, paving the
way toward the implementation of extensible quantum
TABLE I. Resonance frequencies and internal quality factors
fuc0 , f
c
0 and Q
uc
i , Q
c
i , respectively, for a set of four uncapped
and capped resonators.
fuc0 (GHz) Q
uc
i f
c
0 (GHz) Q
c
i
4.252 37700 4.033 20230
4.448 52100 4.982 22510
4.722 41830 · · · · · ·
4.913 44840 · · · · · ·
computing architectures as proposed by Be´janin et al.4
In future implementations, we will improve the bond-
ing procedure by including a cleaning step with an acid
buff to remove native indium oxide prior to bonding.
Additionally, we will use slightly thicker indium films
(∼ 1 µm), a lower bonding pressure (∼ 10−6 mbar), in
vacuo chip alignment and compression, as well as a higher
and more homogeneous compression by means of an hy-
draulic press. Finally, we will add an inter-diffusion bar-
rier between the aluminum and indium films.
See supplementary materials for details on the thermo-
compression bonding setup, bond inhomogeneity, trans-
mission simulations, resonator data and fits, and vacuum
participation.
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1Supplementary Materials for
“Thermocompression Bonding
Technology for Multilayer
Superconducting Quantum Circuits”
In this supplementary materials, we provide further de-
tails on the thermocompression bonding setup. We char-
acterize bond inhomogeneity with optical imaging. We
present numerical simulations of the transmission coeffi-
cient at microwave frequencies for various configurations
of capped and uncapped coplanar waveguide (CPW)
transmission lines. We show the measured data and fits
for a capped and uncapped superconducting resonator
at 10 mK. Finally, we calculate the ratio of the internal
quality factor for a capped and uncapped resonator, thus
estimating the effect of vacuum participation.
S1: THERMOCOMPRESSION BONDING SETUP AND
PROCEDURE
Figure S1 shows a computer-aided design of the
custom-made vacuum chamber and aligning-compressing
fixture used for the thermocompression bonding. The
bottom of the chamber is made from a 10 mm thick cop-
per plate, ensuring a high thermal conductivity and heat
capacity. The bottom surface of the plate is mirror pol-
ished each time before placing the chamber on the hot
plate. The top surface features a set of threaded screw
holes, where aligning-compressing fixtures with differ-
ent dimensions can be fixed; the chamber is designed
to process up to 3-in. wafers. The chamber’s wall is
a 30 cm high, 3 mm thick hollow cylinder made from
stainless steel, the low thermal conductivity of which en-
sures little or no heating of the top part of the cham-
ber. The top edge of the cylindrical wall is welded to
a 6-in. ConFlat (CF) flange made from 304L stainless
steel.? The CF flange features a knife-edge seal mech-
anism; the sealing element is a fully annealed copper
gasket. The gasket is made from 1/4 hard, high pu-
rity, oxygen-free (OFHC) copper, which allows for sys-
tem pressures as low as 10−12 mbar at operating temper-
atures up to 450 ◦C. A ultra-high vacuum, temperature-
resistant valve is used to connect the CF flange to a
pump. A CF flanged Kodial glass viewport (sealed with
a silver plated copper gasket) permits the observation of
the chamber’s interior during processing.
The aligning-compressing fixture is a square washer
with inner dimensions 16.5 mm × 16.5 mm made from
stainless steel and featuring an adjustable edge corner.
This corner can be moved along a groove at the bot-
tom of the washer, allowing alignment between the base
chip and cap. In this work, we use square chips with di-
mensions 15 mm× 15 mm. Note that the base chip is in
direct contact with the copper plate, guaranteeing good
thermalization. The aligning procedure comprises three
steps: First, the base chip is placed inside the washer
at the bottom of the chamber and pushed against the
washer’s corner opposite to the adjustable corner; sec-
ond, the cap is manually dropped on the base chip, pre-
aligning the chips as accurately as possible; third, the
two chips are aligned with the adjustable corner, which
is finally fixed to the chamber with a screw. The manual
pre-alignment in step two is sufficient to prevent damage
of the on-chip structures due to relative dragging of the
chips during step three. The lid shown in Fig. S1 (b) is
used to apply pressure on the aligned chips by means of
four screws. We find that little pressure is required to
obtain a mechanically strong bond.
After closing the chamber, we evacuate it with a molec-
ular pump from Pfeiffer Vacuum GmbH for 30 min to
reach a system pressure of 1.5× 10−2 mbar. While pump-
ing we monitor the chamber leak rate, which is typically
on the order of 10−10 mbar L s−1. Once the chamber is
placed on the hot plate, the temperature initially fluctu-
ates reaching a steady state in approximately 10 min; at
that time we start counting 100 min. Pumping is contin-
ued during the entire heating process, as well as during
a cooling period when the chamber is placed to rest on a
thick aluminum plate.
Our bonding procedure is simple and highly repro-
ducible, with a yield of 80 % for a total of 15 bonded
samples.
When performing thermocompression bonding of de-
vices with superconducting qubits, the Josephson tunnel
junctions that make the qubits will be heated at high
temperature. In order to verify whether this process
damages the Josephson junctions, we fabricate a set of
aluminum-aluminum oxide-aluminum junctions using e-
beam lithography and evaporation. The junctions’ area
is 350 nm × 350 nm and their room temperature resis-
tance ∼5 kΩ. We perform a preliminary test by heating
the junctions to 190 ◦C for 5 min at atmospheric pressure,
finding that most of the junctions survive the process.
In addition, we find that the post-heat room tempera-
ture resistance decreases to approximately 4 kΩ. A com-
plete study of heating effects on submicron sized Joseph-
son junctions was performed by Koppinen et al.S2 By
heating the junctions up to 500 ◦C in high vacuum (less
than 10−6 mbar), the authors found a stabilization of the
junctions’ tunneling resistance as well as a reduction of
the junctions’ rate of aging. These results are very en-
couraging, indicating that the hot bonding process may
even improve the quality of the Josephson junctions.
S2: BOND INHOMOGENEITY
Bond inhomogeneity can be characterized by breaking
apart a bonded device and imaging the base chip and cap
bond surfaces optically, as shown in Fig. S2. The images
refer to the device outlined in the inset of Fig. 3 (c) in the
main text and are taken by means of a handheld digital
microscope.
The indium film within the boundary of the through
holes on the base chip [see Fig. S2 (a)] is heated during
2(a) (b)
FIG. 4. Thermocompression bonding setup. (a) Vacuum chamber. (b) Aligning-compressing fixture comprising a square
washer, an adjustable edge corner, and a lid. The channels used to evacuate the interior of the washer when tightened to the
chamber’s bottom are visible.
the bonding process, but not bonded to the cap. We can
thus use the color of the indium film in this region as
a reference to discern bonded from not bonded regions.
We determine that the region near the center of the base
chip and cap was bonded well, whereas the area around
the edges of the two chips was not bonded. In this case,
approximately 50 % of the chips’ area was bonded well.
We find similar results in other devices. This effect is
likely due to the compressing fixture lid that was designed
to be smaller than the chips’ area, thus applying pressure
only to the center of the chips. In the conclusions of the
main text we propose a remedy to this issue.
S3: TUNNEL MOUTH MICROWAVE SIMULATIONS
The edge of a through hole where the cap tunnel begins
(the tunnel mouth) represents a boundary condition for
the electromagnetic field associated with a capped trans-
mission line. The line shown in the inset of Fig. 3 (c) in
the main text is characterized by two of such boundary
conditions. In order to determine whether these condi-
tions generate unwanted resonance modes, we simulate
the transmission coefficient S21 for this line and com-
pare it to that of an uncapped line and of a capped line
without tunnel mouths (i.e., covered by an infinitely long
tunnel). The numerical simulations are performed with
ANSYS HFSS,? assuming perfect conductors and loss-
less CPW transmission lines with equal geometric char-
acteristics.
The graphs displayed in Fig. S3 reveal almost perfect
transmission for the three simulated configurations, with
less than 0.1 dB of loss due to slight impedance mismatch.
We can safely conclude that the unwanted resonances
shown in Fig. 3 (c) of the main text are not due to the
presence of the tunnel mouths.
S4: CAPPED SUPERCONDUCTING CPW RESONATORS
Figure S4 shows data and fits for the second pair of un-
capped and capped superconducting resonators reported
in Table 1 of the main text. The displayed data for the
capped resonator is the ensemble average of 2 measured
traces, whereas only one trace is measured for the un-
capped resonator. In both cases, each data point is ob-
tained setting the vector network analyzer (VNA) to an
intermediate frequency bandwidth ∆fIF = 1 Hz.
S5: VACUUM CONTRIBUTION TO CAPPED
RESONATORS QUALITY FACTOR
In this section, we estimate the effect of a metallized
cap on the internal quality factor Qi of a superconduct-
ing CPW transmission line resonator. The addition of a
grounded cap above a CPW resonator forces some of the
electric field lines to be distributed from the base chip
3(a) (b)
FIG. 5. Optical characterization of bond inhomogeneity. (a) Image of the base chip after bonding. The marks left by the
three-dimensional wires on trace 1 and 2 are clearly visible. (b) Image of the cap after bonding.
to the cap, away from the base chip substrate. This in-
creases the contribution of vacuum to the mode volume of
a capped resonator compared to the case of an uncapped
resonator. Assuming all metallic structures to be perfect
conductors, the internal quality factor is solely due to di-
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FIG. 6. Magnitude of the simulated transmission coeffi-
cient |S21| as function of frequency f for an uncapped, capped
without tunnel mouth, and capped with tunnel mouth CPW
transmission line. The chosen frequency range is the same as
in Fig. 3 (c) of the main text.
electric losses and, thus, it can be found by inverting the
loss tangent as,S5
Qi =
ε′e
ε′′e
, (1)
where εe = ε
′
e − jε′′e is the effective electric complex per-
mittivity of the CPW transmission line with real and
imaginary parts ε′e and ε
′′
e , respectively (j
2 = −1).
The effective electric permittivity of a capped CPW
transmission line can be calculated using Eq. (2.39) in
SimonsS5
εce = 1 + q3 (εr1 − 1) , (2)
where q3 is the partial filling factor dependent on the
device geometry [see Eq. (2.40) in SimonsS5] and εr1 =
ε′r1 − jε′′r1 is the relative electric complex permittivity of
the base chip substrate (in our case silicon) with thick-
ness h1. Hereafter, we assume h1 → ∞ (a reasonable
approximation as the silicon substrates are 500µm thick,
much thicker than any of the other structures; see main
text for all relevant dimensions). Note that Eq. (2) is ap-
plicable as the tunnel sidewalls are much farther away
from the conductor than the in-plane ground planes,
T  H (see Fig. 1 in the main text).
Inserting Eq. (2) into Eq. (1), we obtain the capped
internal quality factor
Qci =
1 + q3 (ε
′
r1 − 1)
q3ε′′r1
. (3)
In the case of an uncapped CPW transmission line, the
effective electric permittivity is given byS5
εuce =
1 + εr1
2
(4)
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FIG. 7. Uncapped (left panels) and capped (right panels) resonator measurements (dots) at low power [i.e., 〈nph〉 ' 1 (cf. main
text)]. The resonator transmission magnitude |S21| (above) and phase angle ∠S21 (below) are fitted as in Be´janin et al.S4 (light
gray).
and the internal quality factor is given by
Quci =
1 + ε′r1
ε′′r1
. (5)
The ratio between the uncapped and capped internal
quality factors is thus
Quci
Qci
=
(1 + ε′r1) q3
(ε′r1 − 1) q3 + 1
. (6)
Using the dimensions S, W , and h4 = H reported in
the main text and assuming ε′r1 = 11 for silicon, we
find q3 ' 0.4722 and, thus, Quci /Qci ' 0.99. As a conse-
quence, the increase in vacuum participation due to the
addition of the cap increases the internal quality factor
by approximately 1 %. This is a very small effect for the
devices presented in this work, where other loss mecha-
nisms such as the presence of native indium oxide on both
the base chip and cap, the low quality thin-film sput-
ter deposition, and possibly the bonding procedure itself
outweigh the benefits of a higher vacuum participation.
However, a careful design and a suitable fabrication and
cleaning process may be used to take advantage of this
effect to make capped devices (e.g., qubits) with lower
error rates than similar uncapped devices.
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